

Measurement of MOS Current Mismatch in the Weak Inversion Region

Francesco Forti and Michael E. Wright

Abstract—We have measured the current matching properties of MOS transistors operated in the weak inversion region. We measured a total of about 1400 PMOS and NMOS transistors produced in four different processes and report here the results in terms of mismatch dependence on current density, device dimensions, and substrate voltage, without using any specific model for the transistor.

I. INTRODUCTION

THE MOS transistor matching properties in the weak inversion region have not received, in the past, the attention that the mismatch in the strong inversion region has. The importance of weak inversion biased transistors in low power CMOS analog systems calls for more extensive data on the mismatch in this region of operation. The study presented in this paper was motivated by the need of controlling the threshold matching in a low power, low noise amplifier-discriminator circuit used in a silicon radiation detector read-out, where both the transistor dimensions and the currents had to be kept to a minimum. The circuit is a rather unconventional design in which the discriminator threshold is determined by single transistor, rather than diff-pair, characteristics. Higher mismatch forces the use of proportionally higher signals and therefore higher signal gain and power. Our main concern is to design a big array of such circuits with a channel-to-channel threshold mismatch smaller than the noise figure.

In the literature, there exist a number of theoretical approaches to mismatch modeling, based on certain assumptions on the behavior of defects that cause the mismatch. Shyu *et al.* [1], [2] analyze the effect of edge roughness, surface state and implanted charge fluctuations, oxide thickness variations and mobility fluctuations in terms of short range (*local*) and long range (*global*) parameter variations. Pelgrom *et al.* [3] introduce a powerful spatial Fourier transform technique to build a general frame in which different transistor geometries can be accommodated. In most cases a more or less elaborate transistor model was used, and the measurements were translated to variations of the model parameters that are hard to extrapolate to regions of operation where that model is no longer valid. Pan and Abidi [4] report weak to strong inversion match without a model, but for only one MOSFET geometry and without transconductance data.

Manuscript received March 10, 1993; revised September 13, 1993. This work was supported in part by the Director, Office of Energy Research, Office of Energy and Nuclear Physics, Engineering Division, Lawrence Berkeley Laboratory, Directed Research and Development Program, U.S. Department of Energy under Contract DE-AC03-76SF000-98.

F. Forti was with the Lawrence Berkeley Laboratory, Berkeley, CA 94720. He is now with Istituto Nazionale Fisica Nucleare-Pisa 56010, Italy.

M. E. Wright is with the Engineering Department, Lawrence Berkeley Laboratory, Berkeley, CA 94720.

IEEE Log Number 9214772.

TABLE I
PROCESS CHARACTERISTICS

Process	Feature Size (μm)	Well Type	Gate Oxide	Number of Dice
M/HP	1.2	N	20 nm	42
M/Orbit	2.0	P	40 nm	16
UTMC	1.2	P	20 nm	7
IBM	1.2	N	20 nm	14

TABLE II
TRANSISTOR DIMENSIONS

Process	Drawn W/L (μm)
MOSIS/HP	1.8/4.8, 1.8/1.8, 1.8/1.2, 2.4/1.2, 12/12, 15/1.2, 600/4.8, 600/1.8, 600/1.2
MOSIS/Orbit	3/8, 3/3, 3/2, 4/2, 20/20, 25/2, 1000/8, 1000/3, 1000/2
UTMC	3/1.2, 3/6, 3/30, 15/1.2, 15/6, 75/1.2, 75/30
IBM	NMOS: 2.7/1.3, 50/10, 250/1.3, PMOS: 2.7/1.2, 250/1.2

In this paper, considering that the MOS subthreshold region lacks a satisfactory mathematical model, especially in moderate inversion, we have decided to present results in the most direct manner, as drain current mismatch distributions in MOS differential pairs. We will be concerned with the dependence of mismatch on the device dimensions, on the operating point, and will consider a few processes with different oxide thicknesses and feature sizes: MOSIS/HP, MOSIS/Orbit, UTMC and IBM (see Table I for more details). The last two processes are designed to be radiation hard.

II. MEASUREMENT DESCRIPTION

For each of the four processes, one lot of test dice was produced. Each die lot contained various transistor sizes, as listed in Table II. Except for the IBM chip the same transistor sizes were replicated both in *N* and *P*-type. For the MOSIS/HP and MOSIS/Orbit processes there were 9 different sizes, for the UTMC process there were 7, and for the IBM process there were 3 NMOS and 2 PMOS sizes. All the devices were side-by-side, identical transistor differential pairs with local interconnect match and no bulk contact close by, drawn to design rule minimum spacings. The two drain currents were measured at the same time to get rid of possible temperature dependencies. Although we would have preferred to measure the matching characteristics of single transistors, we have estimated that in order to perform an absolute measurement in the subthreshold region keeping $\Delta I_D/I_D < 1\%$, we would require a temperature control of about $0.1^\circ\text{--}0.2^\circ\text{C}$, which is not possible in our present laboratory setup.

The drain, source and substrate were held at fixed voltage while the two gates were connected together and ramped in the range 0–1.5 V. The two drain currents were measured




Fig. 1. Average g_m/I_D versus I_D for all transistor sizes and all processes. The error bars represent the spread of g_m/I_D .

and recorded on disk for subsequent analysis. Four sets of measurements were collected for each device with $V_{DS} = 1$ and 2.5 V and $V_{SUB} = 0$ and -1 V for N -type transistors. Of course, P -type transistors had all signs reversed.

Because of the very small currents that must be measured in the subthreshold region, particular care was devoted to having a clean setup with leakage current below 1 pA.

The transconductance divided by the drain current (g_m/I_D) is plotted in Fig. 1 against the scaled current $I_D \equiv I_D/(W/L)$. Notably, using this horizontal scale, all transistor sizes fall more or less on the same curve and the points in Fig. 1 represent the average of all transistor sizes for a given process, while the vertical bars represent the spread (standard deviation) of g_m/I_D at a given current level.

In calculating the g_m/I_D , it turned out that a simple finite difference method was not good enough, given the relatively large (0.1 V) V_{GS} ramp step, and we therefore used a logarithmic derivative, $g_m/I_D = \partial \ln I_D / \partial V_{GS}$, together with a second-order finite difference approximation [5] to preserve precision. We estimate an error of about 1% on g_m/I_D .

Of the 1400 differential pairs we have tested, we have rejected those that have a low transconductance or a high leakage, or both, that account for about 20% of the total. It must be noted that these test structures have small or nonexistent input protection.

III. ANALYSIS

For each V_{GS} value and each device size we calculated the mean $\bar{\delta}$ and the standard deviation σ_δ of the quantity $\delta = \Delta I_D / I_D$ where ΔI_D is the difference of the currents in

the two transistors of the differential pair. We expected $\bar{\delta}$ to be near 0 and σ_δ to depend on the transistor size as well as on the bias point.

$\bar{\delta}$ is in fact 0 within the measurement errors for most V_{GS} values, except for a few points at high current ($I_D > 1$ mA) in large transistors, where a small difference in the source resistances of the order of 2 Ω causes a systematic deviation from 0. We disregard these points.

We also calculated the error on σ_δ in the following way: assuming that the parent distribution of δ is Gaussian with an unknown variance σ_δ , elementary statistics states that $(n-1)s_\delta^2/\sigma_\delta^2$ (where s_δ^2 is the sample variance and n is number of sample points) has a chi-squared distribution with $n-1$ degrees of freedom. The error bars in the figures represent the 68% confidence interval (C.I.) for the parent σ_δ , calculated from the chi-squared distribution. The choice of the 68% C.I., rather than 90 or 95%, stems from the fact that it corresponds to one standard deviation for Gaussian distributions. The fact that the error bars are all equal on the logarithmic plots of Fig. 2 or Fig. 3 means that the error on σ_δ is a fixed percentage of σ_δ itself and that it depends only on the number of tested devices. As can be seen in Figs. 4 and 5, the points for the UTMC process, suffering from the low number of parts available (only 7), have much larger error bars. In the following sections we first analyze the dependance of σ_δ on the current density and on the device dimensions at a fixed bias, with $V_{SUB} = 1$ V and the substrate or well grounded. We then measure the effect of changing the bias point.

A. Current Density

For a MOS transistor in strong inversion and in saturation the current mismatch has two contributions coming from the threshold voltage and the current factor mismatch [3]. If V_{GS} is small ($< V_{T0} + 1.5$ V), the first term dominates and the overall dependance is roughly $1/\sqrt{I_D}$. At still smaller V_{GS} , when entering moderate and weak inversion σ_δ is expected to flatten out and become essentially independent of the current density. This constant subthreshold current mismatch is easily understood by assuming a simple weak inversion exponential model, like $I_D = A \exp(q(V_{GS} - V_{th})/nkT)$, and deriving the form with respect to V_{th} and A (which contains the other physical parameters like mobility, size, etc.) to find that $\sigma(I_D)/I_D$ is independent of V_{GS} , and thus of current density. It must be noted that the model is not strictly necessary, because the fact that g_m/I_D is constant in weak inversion by itself implies that I_D depends exponentially on V_{GS} .

This behavior is reflected in our data, shown in Fig. 2 for the MOSIS/HP 1.2- μm process, with the notable and as yet not understood exception that small devices with a small W/L ratio (less than about 2) roll off at a much lower rate than expected. The same effect is not present in the slightly coarser MOSIS/ORBIT 2.0 μm process portrayed in Fig. 3. Apart from this effect, the current density dependance can be parametrized by a simple "low-pass" model $\sigma_\delta \propto (1 + I_D/I_0)^{-1/2}$ with the "corner" current I_0 , fairly independent of the process and the device dimension, lying in the range 0.1–0.2 $\mu\text{A}/\square$. The same threshold for the onset of strong inversion can be deduced




Fig. 2. Current mismatch versus current density for Mosis/HP 1.2- μm NMOS transistors. Note the crossing lines of the small transistors with small W/L ratio. The PMOS transistors show a similar behavior.




Fig. 3. Current mismatch versus current density for Mosis/Orbit 2- μm NMOS. The PMOS transistors show a similar behavior.

from the transconductance plot. Our data agree qualitatively and quantitatively with [3], where for instance they cite a 4% mismatch of a 20/20 NMOS in weak inversion, while from Fig. 3 we get about 3%–3.5%.

B. Gate Referred Mismatch

For circuit design, the input referred gate voltage mismatch V_{OS} , defined as the voltage difference between the two inputs of the diff-pair when the same current circulates in the drains,




Fig. 4. Current and voltage mismatch versus drawn device area for all processes NMOS transistors at $I_{\square} = 1 \text{ nA}/\square$. The straight line represents the slope of the expected $1/\sqrt{WL}$ dependence.

is often of interest. The standard deviation of V_{OS} can be easily obtained dividing σ_{δ} by the value of g_m/I_D corresponding to the desired current density. At low current densities both σ_{δ} and g_m/I_D are flat, causing $\sigma(V_{OS})$ to be flat as well. At high current densities both curves roll off proportionally to $1/\sqrt{I_D}$, resulting in an essentially constant $\sigma(V_{OS})$ over the whole range. This is not true for those devices, pointed out in the previous section, that do not show the $1/\sqrt{I_D}$ behavior; in these cases $\sigma(V_{OS})$ increases at high current density.

The relative flatness of the $\sigma(V_{OS})$ curve confirms, as expected, that we are dominated by threshold voltage, rather than current factor, mismatch. Extracting the threshold voltage mismatch, though, requires an analytical model of the MOS-FET operation in weak to strong inversion, that is not totally satisfactory and is something we wanted to avoid.

C. Device Dimensions

We now analyze the dependance of the current mismatch on device dimensions at a fixed current level. We have chosen $I_{\square} \approx 1 \text{ nA}/\square$ because it lies in our range of interest and because σ_{δ} is fairly independent of current density in that region. Since we have data points only at fixed and rather coarse values of V_{GS} , and we prefer not to interpolate, the definition of the I_{\square} level is only accurate within a factor of about 10. This uncertainty doesn't really matter thanks to the insensitivity of σ_{δ} to I_{\square} in the weak inversion regime. As can be seen from Fig. 1, at $I_{\square} \approx 1 \text{ nA}/\square$, the value of g_m/I_D is about 20 S/A for all processes, so that $\sigma(V_{OS})$ is obtained dividing σ_{δ} by 20. In Figs. 4 and 5 we show the dependance of mismatch on device size with two scales, the left one referring to the current mismatch, and the right one the gate voltage mismatch.




Fig. 5. Current and voltage mismatch versus drawn device area for all processes, PMOS transistors at $I_{\square} = 1 \text{ nA}/\square$.

It is suggested in several papers [3] that the mismatch, being a statistical phenomenon effectively linked to the number of defect centers under the gate, should be roughly proportional to the inverse of the square root of the area of the device, and we certainly have evidence in Fig. 4 of this general behavior with a relatively good agreement between different processes. The Mosis/Orbit process, having a thicker gate oxide than the other processes (40 instead of 20 nm) is expected to and does have a larger mismatch.

It must be noted, however, that it does not quite follow the $1/\sqrt{WL}$ law, as it is particularly evident for the big transistors and for the PMOS transistors (Fig. 5). Lakshmikummar *et al.* [6] suggest that the higher mismatch of *P*-channel devices is possibly due to higher mobility variations and poorer gate oxide capacitance matching. We have no explanation for the non $1/\sqrt{WL}$ mismatch scaling, and attempts to explain the measurements with edge variations (see [1]) or long-range (global) parameter variations [3] have failed. Because of these outlying points, we preferred not to fit the points directly, but only to draw a reference line showing the expected slope of $1/\sqrt{WL}$. Interpretation of the data in terms of the effective, rather than drawn, width and length of the transistors has been attempted, but showed no relevant change, so that we decided to always use the drawn size.

D. Bias Point

To compare the different values of V_{DS} and V_{SUB} we again fix the current density at $I_{\square} \approx 1 \text{ nA}/\square$ and form the ratio of σ_{δ} at the new bias point to σ_{δ} at the base bias ($V_{DS} = 1 \text{ V}$, $V_{SUB} = 0 \text{ V}$). We find that there is hardly any dependance in V_{DS} , while there is a significant deterioration with the substrate/well voltage. In Fig. 6 we plot the distribution of $\sigma_{\delta}(V_{SUB} = 1 \text{ V}) / \sigma_{\delta}(V_{SUB} = 0 \text{ V})$ for all device sizes and all processes. It can be seen that on average




Fig. 6. Distribution of the ratio $\sigma_{\delta}(V_{SUB} = 1) / \sigma_{\delta}(V_{SUB} = 0)$ for all device at $I_{\square} = 1 \text{ nA}/\square$.

there is a 50% worsening of σ_{δ} , although the relatively low statistics and consequent large errors cause the distribution to be rather broad. We found no significant influence neither of current density, nor of device size nor of process type on this worsening of the current density mismatch, but again statistics is not enough to completely rule it out. A possible explanation of this effect goes as follows. When V_{SUB} increases from 0 to 1 V, the depletion region, in the bulk under the channel charge sheet, widens. The back-gate transconductance falls and drain current conduction is less controlled by the back gate. The mismatch causes directly related to surface effects (like oxide charge and thickness variations) now contribute to the overall mismatch more than before.

IV. SUMMARY

We have analyzed the mismatch properties of MOSFET transistors produced in four different processes and operated in the weak inversion region. Using the current per square as a reference, a fairly good uniformity of response is found over a wide variety of sizes and V_{GS} values. The current density dependance of the current mismatch shows a plateau at low currents that we have further analyzed in terms of device area and substrate voltage. The expected inverse square root of area behavior is found for most processes, for both *P* and *N*-type transistors, with the notable exception of the Mosis/Orbit *P*-channel devices. A worsening of the current mismatch is observed when a substrate voltage is applied.

ACKNOWLEDGMENT

The authors would like to thank T. Yau and B. Williams of the University of Pennsylvania, and J. Hoffman of IBM Federal Systems Division for their help in making it possible to acquire the UTMC and IBM test chips. They also thank

T. Merrick at Lawrence Berkeley Laboratory for his help in bonding and preparing the chips for testing. The long-term support of D. Nygren at Lawrence Berkeley Laboratory to the project was invaluable.

REFERENCES

- [1] J.-B. Shyu, G. Temes, and K. Yao, "Random errors in MOS capacitors," *IEEE J. Solid-State Circuits*, vol. SC-17, pp. 1070-1076, Dec. 1982.
- [2] J.-B. Shyu, G. C. Temes, and F. Krummenacher, "Random effects in matched MOS capacitors and current sources," *IEEE J. Solid-State Circuits*, vol. SC-19, pp. 948-955, Dec. 1984.
- [3] M. J. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, "Matching properties of MOS transistors," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1433-1440, Oct. 1989.
- [4] T.-W. Pan and A. Abidi, "A 50-dB variable gain amplifier using parasitic bipolar transistors in CMOS," *IEEE J. Solid-State Circuits*, vol. 24, pp. 951-961, Aug. 1989.
- [5] R. Buckingham, *Numerical Methods*. London: Pitman and Sons, 1962.
- [6] K. R. Lakshmikummar, R. Hadaway, and M. Copeland, "Characterization and modeling of mismatch in MOS transistors for precision analog design," *IEEE J. Solid-State Circuits*, vol. SC-21, pp. 1057-1066, Dec. 1986.