

A Voltage Compensated Series-Gate Bipolar Circuit Operating at Sub-2 V

Hisayasu Sato, Kimio Ueda, Nagisa Sasaki, Tatsuhiko Ikeda, and Koichiro Mashiko, *Member, IEEE*

Abstract—A low-voltage series-gate (LSG) bipolar circuit is proposed. A lower-input transistor of the series-gate circuit acts as a current source transistor. The lower-input is driven by *VEE*-Traced buffer (*VTB*). The dc characteristics of the *VTB* output trace the change in a power supply voltage *VEE*. The switching current of the series-gate circuit is stable while *VEE* changes. The design of *VTB* also takes the temperature variation into consideration. A 4-b counter using this circuit technology is fabricated with 0.8- μm double polysilicon self-align process. The maximum operating frequency of 640 MHz is obtained at -2.0 V and 25°C . The power dissipation of the 4-b counter is 3.3 mW. The circuit operates at over 500 MHz with the supply voltage of -1.6 V. The variation of *VEE* or temperature has a small effect on the circuit operation.

I. INTRODUCTION

THE improvement of silicon bipolar technology has extended its application to GHz level data communication systems in which GaAs devices had dominated in the past. In these applications, especially in handheld wireless communication equipments and fiberoptic transceivers connecting EWS's, low-power operation is one of the most important issues. Also, as the operating voltage of CMOS circuits continues to decrease from 3.3 V to 2.5 V or even lower, while the operating frequency of microprocessors continues to increase from 100 MHz to 200 MHz or even higher, the I/O interfaces among microprocessor and memories and peripheral controllers become a critical path for the signal propagation. Silicon bipolar technology is a promising candidate for this area because of its high-speed operation and large driving capability.

Bipolar circuits can be integrated into these paths by applying MCM (multichip module) or BiCMOS technologies. Therefore, bipolar circuits should have low supply voltage to coexist with CMOS circuits on the same chip or the same board. However, reduction of the supply voltage has been difficult because of the saturation of bipolar transistors.

To meet this requirement, some low voltage techniques, which operate at 2.2 V, 2.5 V, and 1.5 V have been presented [1]–[3]. However, these circuits do not improve the speed performance and/or power dissipation because they cannot implement a series-gate circuit. Also these circuits are not sufficiently insensitive to power supply variations, so the amount of switching current varies as *VEE* fluctuates. This leads to deep saturation or degradation of noise margin. This

Manuscript received January 31, 1994; revised July 1, 1994.

The authors are with the Advanced Circuit Design Group, System LSI Laboratory, Mitsubishi Electric Corporation, Hyogo 664, Japan.
IEEE Log Number 9404425.




Fig. 1. LCML gate.

becomes serious especially when a power supply voltage gets lower.

This paper describes series-gate bipolar circuits operating at a supply voltage of sub-2 V. In the following sections, we show the concept of the low-voltage series-gate (LSG) circuit and the *VEE*-Traced Buffer (*VTB*), some examples of the circuits, and their application to a 4-b counter. Finally its experimental results are given.

II. CIRCUIT DESIGN

A. Low-Voltage Series-Gate Circuit (LSG)

Fig. 1 shows an example of conventional Low-Level Current Mode Logic (LCML). The circuit diagram shows a 2-level series-gate circuit. In bipolar circuits, the range of the supply voltage is restricted by base-collector saturation. In Fig. 1, *VBB1* is a threshold voltage for upper inputs. It is equal to half of voltage swing *V1*. Threshold voltage for lower inputs *VBB2* is set to 1 *Vbe* below *VBB1*. We designed the circuit to operate in the light saturation mode with the base-collector forward bias of up to 0.4 V. The voltage between a collector node of a current source transistor and *VEE* becomes (*Vc* - 0.4) V. Here, *Vc* is 1.1 V, which is equal to the output of a bandgap reference circuit. Therefore, the minimum power supply voltage, *VEE* min, is a sum of these values. It is represented as:

$$VEE_{min} = -V1/2 - V_{be} - V_{be} - V_c + 0.4V. \quad (1)$$

When *V1* = 0.4 V, *Vbe* = 0.8 V, and *Vc* is 1.1 V, *VEE* min becomes -2.5 V in this circuit. Considering the operating margin of the circuit, the practical power supply




Fig. 2. Low-voltage Series-Gate (LSG).

should be around 3.0 V for 2-level series-gate circuits [4]. $V_{EE\ min}$ may depend on the circuit design. For example, when one needs an emitter follower, one V_{be} should be added to this value.

The simplest solution for voltage lowering is to use a resistor, a MOSFET, and a current mirror, for a current source circuit. However, in these cases, it is difficult to control the switching current.

To reduce the power supply voltage, we merged a lower-input transistor of a series-gate circuit and a current source transistor, as shown in Fig. 2. It is basically similar to a 2-level series gate circuit with a resistor type current source. $V_{EE\ min}$ is described as:

$$V_{EE\ min} = -V1/2 - V_{be} + 0.4V - V_c. \quad (2)$$

This becomes $-1.7\ V$. In addition, the circuit is modified in the following way. The lower-input voltage V_{INL} is usually set to 1 V_{be} below the upper-input voltage ($V_{INL} = V_{INH} - V_{be}$) in conventional LCML gates. Because it is independent of the power supply voltage V_{EE} ($\partial V_{INL}/\partial V_{EE} = 0$), the switching current and the logic swing change with V_{EE} . Accordingly, the lower-input requires a special gate whose output characteristics correspond to a reference voltage V_{cs} used for a constant current source. The output of the special gate VTB (V_{EE} -Traced Buffer) traces V_{EE} variation ($\partial V_{INL}/\partial V_{EE} = 1$). This keeps the voltage between the high level of the lower-input and V_{EE} constant. Also, the switching current is constant regardless of V_{EE} . The typical high level of V_{INL} is $-0.9\ V$ and the low level is $-1.13\ V$.


B. V_{EE} -Traced Buffer (VTB)

Fig. 3(a) shows a basic circuit of VTB . The characteristics of the output voltage V_o should be the same as that of the reference voltage V_{cs} . It traces the power supply voltage V_{EE} . When the input voltage V_{in} is "high," the transistor $Q2$ cuts off. Then the output voltage at high level V_{OH} is presented as the following equation:


$$V_{OH} = V_{CC} - (R2 + R3) \cdot I2, \quad (3)$$

where

$$I2 = (V_{REF} - V_{BE} - V_{EE})/R4. \quad (4)$$



(a)



(b)

 Fig. 3. V_{EE} -Traced Buffer (VTB).

V_{OH} is set to the same voltage as the reference voltage V_{cs} . As both sides of (3) are differentiated by V_{EE} , the V_{EE} -dependence of V_o is given by the following equation:

$$\frac{\partial V_{OH}}{\partial V_{EE}} = -\frac{(R2 + R3)}{R4} \left(\frac{\partial V_{REF}}{\partial V_{EE}} - 1 \right). \quad (5)$$

This value becomes 1, if $\partial V_{REF}/\partial V_{EE} = 0$ and $R2 + R3 = R4$.

Since the dc characteristics of V_{OH} are equal to V_{cs} and the output V_o only goes to the lower-input of the gate in the next stage, the switching current of the gate keeps constant regardless of V_{EE} change.

When the input voltage is "low," the transistor $Q2$ turns on. Therefore, the output voltage V_{OL} is represented as:

$$V_{OL} = V_{CC} - R2 \cdot (I1 + I2) - R3 \cdot I2. \quad (6)$$

Since, as mentioned above, the switching current $I1$ has no V_{EE} dependence and $I2$ is independent of V_{EE} ,

$$\frac{\partial V_{OL}}{\partial V_{EE}} = 1. \quad (7)$$

(5) and (7) show that the output voltage swing is not affected by the power supply voltage.

A full schematic of V_{EE} -Traced buffer is shown in Fig. 3(b). The V_{EE} dependence of the base voltage of $Q3$ (V_{REF}) is equal to 0, because V_{cs} traces V_{EE} , and $I3$ is constant. $Q6$ and $R8$ are added to satisfy the condition $R2 + R3 = R4$. V_o at "high" level is determined by:

$$V_{OH} = V_{CC} - (R2 + R3)(I2 + I4), \quad (8)$$

where,

$$I_2 = - (V_{CS} - V_{EE} - V_{be})R_5 / (R_4 \cdot R_7) - (V_{EE} + V_{be}) / R_4, \quad (9)$$

$$I_4 = (V_{CS} - V_{EE} - V_{be})R_8. \quad (10)$$

Then the relation between V_{EE} and V_{OH} is given by:

$$\frac{\partial V_{OH}}{\partial V_{EE}} = \left(\frac{R_5 \cdot (R_2 + R_3)}{R_4 \cdot R_7} - \frac{R_2 + R_3}{R_8} \right) \left(\frac{\partial V_{CS}}{\partial V_{EE}} - 1 \right) + \frac{R_2 + R_3}{R_4} \quad (11)$$

where $V_{CC} = 0 V$ and $\partial V_{be} / \partial V_{EE} \cong 0$.

The first term of the right side of the equation becomes zero because $\partial V_{CS} / \partial V_{EE} = 1$. Then (11) is simplified by:

$$\frac{\partial V_{OH}}{\partial V_{EE}} = \frac{R_2 + R_3}{R_4}. \quad (12)$$

It should be noted that R_8 has no influence on the $V_{EE} - V_{OH}$ relation. The usage of the transistor Q_6 and the resistor R_8 can adjust $R_2 + R_3$ to be the same as R_4 . Then $\partial V_{OH} / \partial V_{EE}$ becomes one. Thus, switching current on the following gate is stable while the power supply fluctuates.

When the input voltage is at "low" level, the transistor Q_2 turns on and the output voltage V_o goes down by $I_1 \cdot R_2$. The logic swing of V_o is designed to be 230 mV. In the same way as V_{OH} , the relation $\partial V_{OL} / \partial V_{EE}$ also becomes one.

The effect of temperature on V_o is obtained as follows. As both sides of (8) are differentiated by temperature T , the relation between temperature and V_{OH} is given by

$$\frac{\partial V_{OH}}{\partial T} = \frac{\partial}{\partial T} \left[- \frac{(R_2 + R_3)}{R_4} \cdot \left\{ \left(\frac{R_4}{R_8} - \frac{R_5}{R_7} \right) (V_{CS} - V_{be}) - V_{be} \right\} \right]. \quad (13)$$

Because the temperature coefficient of the resistor is almost constant regardless of resistant value, (13) becomes

$$\frac{\partial V_{OH}}{\partial T} = - \frac{(R_2 + R_3)}{R_4} \left\{ \left(\frac{R_4}{R_8} - \frac{R_5}{R_7} \right) \cdot \left(\frac{\partial V_{CS}}{\partial T} - \frac{\partial V_{be}}{\partial T} \right) - \frac{\partial V_{be}}{\partial T} \right\}. \quad (14)$$

Since $R_2 + R_3 = R_4$ and $\partial V_{CS} / \partial T$ is made equal to $\partial V_{be} / \partial T$ in order to keep the switching current constant, (14) is represented as:

$$\frac{\partial V_{OH}}{\partial T} = \frac{\partial V_{be}}{\partial T} = \frac{\partial V_{CS}}{\partial T}. \quad (15)$$

Consequently, V_{EE} and temperature dependence of the output voltage V_{OH} of the V_{EE} -traced buffer is the same as that of the reference voltage V_{CS} . V_{TB} converts the input voltage with LCML level ($V_{IH} = 0 V$, $V_{IL} = -0.4 V$) to the output voltage ($V_{OH} = -0.9 V$, $V_{OL} = -1.13 V$). The output voltage traces V_{EE} .




Fig. 4. Reference voltage generator.




Fig. 5. LSG flip-flop.

C. Reference Circuit

We designed the reference voltage generator by using a bandgap reference circuit [5]. The circuit is optimized for the low-voltage operation. The reference circuit shown in Fig. 4 provides the threshold voltage V_{BB} and the voltage V_{CS} for the constant-current source. These voltages are counterbalanced against the variations of the supply voltage and temperature. V_{BB} is set to $-0.2 V$, which is used for upper inputs. V_{CS} is typically set to $-0.9 V$.

D. Master-Slave Flip-Flop

Fig. 5 shows a circuit diagram of the Master-slave flip-flop as an example of LSG. It adopts a two-level series-gate circuit and a resistor type current source. The data input D , DN , and the data outputs Q , QN , have a CML level ($V_H = 0 V$ and $V_L = -0.4 V$). The clock inputs CLK and $CLKN$, which are the lower inputs of the series-gate, are driven by V_{TB} . Consequently the switching current keeps constant with fluctuations in supply voltage and temperature. The typical switching current is $87 \mu A$. The power dissipation of the flip-flop is $348 \mu W$ at a power supply voltage of $2 V$.

III. PROCESS TECHNOLOGY

The circuits are designed with $0.8\text{-}\mu m$ double-polysilicon self-aligned technology (DPSA) with trench isolation filled with HTO (High Temperature Oxide). The cross-sectional view of a transistor and a resistor is shown in Fig. 6. Device isolation and field isolation are achieved by using HTO deposition. The trench width and depth are $0.8 \mu m$ and $5 \mu m$, respectively. The p+ polysilicon resistor and the base electrode are fabricated at the same process step. The sheet resistances




Fig. 6. Cross-sectional view of transistor.

TABLE I
TRANSISTOR PARAMETERS

0.8 μm Double-Polysilicon Self-Aligned Technology with Trench Isolation	
Minimum Emitter Size	0.4 x 0.9 μm^2
Breakdown voltage	$BV_{ceo} > 7\text{ V}$
Current gain	$hFE = 100$
Base-Collector Cap.	$CTC = 4.0\text{ fF}$
Base-Emitter Cap.	$CTE = 3.8\text{ fF}$
Collector-Sub. Cap.	$CTS = 5.0\text{ fF}$
Cut-off Frequency	$fT = 12\text{ GHz}$

of the polysilicon resistors are 300 Ω/square and 800 Ω/square , and the coefficients of temperature are 0 ppm and -400 ppm, respectively.

Table I summarizes the transistor parameters. The minimum emitter size is 0.4 x 0.9 μm^2 . The emitter-collector breakdown voltage BV_{ceo} is greater than 7 V. Dc current gain hFE is 100. The cut-off frequency fT is 12 GHz.

In order to compare the transistor performance fairly, we evaluated the conventional ECL gate fabricated on the same wafer. An intrinsic gate delay is 59 ps at 240 μA switching current for a conventional ECL gate. The power dissipation of the gate is 1.4 mW at $V_{EE} = -4.0\text{ V}$ with 0.5 x 1.7 μm^2 effective emitter size. An LCML gate delay is 69 ps at $V_{EE} = -3.0\text{ V}$ and a power dissipation of 0.72 mW. A toggle frequency of 5 GHz is obtained for an LCML flip-flop with a power dissipation of 3.04 mW.

IV. EXPERIMENTAL RESULTS

Fig. 7 shows a micrograph photo of a test chip to evaluate the LSG circuits. The chip size is 1.25 by 0.95 mm^2 . The chip includes the block to measure the dc characteristics and the block to evaluate the speed performance.

A. Dc Characteristics

The supply voltage dependence of the output voltage of the reference circuit and VTB is shown in Fig. 8(a). The horizontal axis represents the power supply voltage V_{EE} , and the vertical axis denotes the output voltage. The white circle shows the threshold voltage V_{BB} , and black one is the reference voltage for a current source. The triangle shows the output voltage of VTB at "high" level. The $\partial V_{BB}/\partial V_{EE}$






Fig. 7. Micrograph photo of test chip.



(a)



(b)

Fig. 8. Dc characteristics of V_{cs} and V_{TB} .

is 0.074 V/V. This means the fluctuation of V_{BB} is 22 mV when V_{EE} swings between $-2.0\text{ V} \pm 15\%$. The relations $\partial V_{CS}/\partial V_{EE}$ and $\partial V_{OUT}/\partial V_{EE}$ at "high" level are 0.892 V/V and 0.999 V/V, respectively. These are nearly equal to 1. This indicates that both V_{cs} and V_{out} trace V_{EE} well.

Fig. 8(b) shows the temperature dependence of V_{BB} , V_{cs} , and V_{out} at "high" level. V_{cs} and V_{out} are designed to have negative dependence on temperature to keep the switching current constant.

As can be seen in these figures, the behavior of V_{out} is quite similar to that of V_{cs} .





Fig. 9. 4-b counter block diagram.

Fig. 10. Operating frequency variation of 4-b counter versus V_{EE} .

B. Speed Performance

A 4-b counter, as shown in the block diagram in Fig. 9, is implemented on the chip to evaluate the speed performance. Three master-slave flip-flops are implemented using the low-voltage series-gate circuits while 3-input OR/NOR gate is conventional LCML circuit. The V_{EE} -traced buffer, which has differential outputs, acts as a clock driver.

Fig. 10 shows the measured maximum operating frequency of the 4-b counter. These three curves indicate the measurement data at 25, 75, and 100°C. The circuit is realized using transistors with minimum emitter size of $0.4 \times 0.9 \mu\text{m}^2$. The maximum operating frequency of 640 MHz is obtained under the condition of $V_{EE} = -2.0$ V and the temperature = 25°C. The power dissipation of the 4-b counter is 3.3 mW at -2.0 V (excluding output buffers and reference circuits). The circuit operation at over 500 MHz covers the wide range of the supply voltage from -2.4 V to -1.4 V. However, the voltage swing becomes small at -1.4 V because of the saturation of the lower input transistor. Furthermore, it does not work at -1.3 V. The lower limitation for practical use is -1.6 V. The measurement data shows stable operation with both V_{EE} and temperature fluctuation.

In Fig. 11, the lower curve indicates the simulated data with the emitter size of $0.4 \times 0.9 \mu\text{m}^2$ and the higher one is that with the emitter size of $0.5 \times 1.7 \mu\text{m}^2$. The black point is the measured data (640 MHz with 3.3 mW; this work). The simulation result shows the 4-b counter operates at 2.9 GHz. Fig. 12 shows the simulated output wave form of the 4-b counter with the emitter size of $0.5 \times 1.7 \mu\text{m}^2$. The power dissipation of the 4-b counter and a flip-flop are 9.3 mW and 0.96 mW, respectively.




Fig. 11. Maximum operating frequency of 4-b counter.




Fig. 12. Simulated wave form of 4-b counter.

V. CONCLUSION

The low-voltage series-gate bipolar circuit (LSG) and the V_{EE} -traced buffer (VTB) have been described. The dc characteristics of the VTB output remain stable while a power supply voltage or temperature deviates. A 4-b counter is fabricated with $0.8\text{-}\mu\text{m}$ double polysilicon self-align process to evaluate this circuit technology. The 4-b counter operates at 640 MHz with the power dissipation of 3.3 mW. It proves stable operation at -1.6 V. The circuit covers a wide range of V_{EE} . It is scarcely affected by fluctuations in V_{EE} or temperature. According to the simulation data, the 4-b counter operates at 2.9 GHz with 9.3 mW power dissipation. These results indicate that the circuit is suitable for low-voltage, high-speed applications.

ACKNOWLEDGMENT

The authors would like to thank M. Yamawaki and S. Kubo for wafer processing, and Y. Horiba and H. Shinohara for their encouragement.

REFERENCES

- [1] Y. Horiba *et al.*, "A bipolar 2500-gate subnanosecond masterslice LSI," *IEEE ISSCC Dig. Tech. Papers*, pp. 228-229, Feb. 1981.
- [2] C. L. Chen, "2.5 V bipolar/CMOS circuits for $0.25 \mu\text{m}$ BiCMOS technology," *Symp. on VLSI Circuits, Dig. of Tech. Papers*, pp. 121-122, May 1991.
- [3] B. Razavi *et al.*, "Low voltage techniques for high speed digital bipolar circuits," *Symp. on VLSI Circuits, Dig. of Tech. Papers*, pp. 31-32, May 1993.
- [4] M. Suzuki *et al.*, "43-ps 5.2-GHz macrocell array LSI's," *IEEE J. Solid-State Circuits*, vol. 23, no. 5, pp. 1182-1188, Oct. 1988.
- [5] R. J. Widlar, "New developments in IC voltage regulators," *IEEE J. Solid-State Circuits*, vol. 6, no. 1, pp. 2-7, Feb. 1971.



Hisayasu Sato was born in Hyogo, Japan, in 1959. He received the B.S. degree in physics from Osaka University, Osaka, Japan, in 1982.

In 1982, he joined the LSI Research and Development Laboratory, Mitsubishi Electric Corporation, Itami, Hyogo, Japan, where he was engaged in development of ECL gate arrays. Since 1990, he has been working on research and development of high-speed communication LSI's. He is currently Assistant Manager of the Advanced Circuit Design Section in the System LSI Laboratory. His current

research interests are in high-speed and low-power digital circuit design and high-frequency analog integrated circuit design.

Mr. Sato is a member of the Institute of Electronics and Communication Engineers of Japan.



Tatsuhiko Ikeda was born in Osaka, Japan, on December 14, 1957. He received the B.S. and M.S. degrees in applied physics from Hokkaido University, Sapporo, Japan, in 1980 and 1982, respectively.

He joined the ULSI Laboratory (LSI R&D Laboratory at that time), Mitsubishi Electric Corporation, Itami, Hyogo, Japan, in 1982. He has been engaged in the research and development of bipolar and BiCMOS process technology.

Mr. Ikeda is a member of the Japan Society of Applied Physics.



Kimio Ueda was born in Shimane, Japan, on May 3, 1961. He received the B.S. and M.S. degrees in electric engineering from Nagaoka University of Technology, Niigata, Japan, in 1984 and 1986, respectively.

In 1986, he joined the LSI Laboratory, Mitsubishi Electric Corporation, Hyogo, Japan. From 1986 to 1987 he has been engaged in the development of telecommunication LSI's for ISDN. From 1988 to 1989, he has been engaged in the research of mixed analog and digital circuits used for BiCMOS gate

arrays. Since 1990, he has been engaged in the research and development of high-speed and low-power circuit technologies for CMOS, bipolar and BiCMOS devices used in communication LSI's and microprocessors.

Mr. Ueda is a member of the Institute of Electronics, Information and Communication Engineers of Japan and the Japan Society of Applied Physics.



Koichiro Mashiko (M'88) was born in Shizuoka, Japan, in 1952. He received the B.S. and M.S. degrees in physics from the University of Tokyo, Tokyo, Japan, in 1975 and 1977, respectively. In 1988, he received the Ph.D. degree in electrical engineering from Osaka University, Osaka, Japan.

In 1977 he joined the LSI Laboratory, Mitsubishi Electric Corporation, Itami, Hyogo, Japan. There he was engaged in the research and development of dynamic RAM's from 64 Kb to 4 Mb, 256 Kb dual-port Video RAM, Cache Controller Chips,

Neural Network Chips, etc. In 1990, he transferred to the Headquarters R&D, Mitsubishi Electric Corporation, Tokyo, Japan. There he worked on a scheme of establishing a laboratory of computer science in the USA. In 1991 the laboratory, Mitsubishi Electric Research Laboratories, Inc., was established in Cambridge, MA. He worked at that operation from 1991 to 1993. In 1993, he transferred to System LSI Laboratory, Mitsubishi Electric Corporation, Itami, Japan. Currently, he is managing the research and development of LSI circuit technologies for high-speed, low-power, low-voltage applications.



Nagisa Sasaki was born in Tottori, Japan, in 1962. She received the B.S. degree in physics from Nara Women's University, Nara, Japan, in 1984.

In 1984, she joined the LSI Research and Development Laboratory, Mitsubishi Electric Corporation, Itami, Hyogo, Japan, where she was engaged in development of GaAs MMIC's. Since 1990, she has been working on the research and development of high-speed communication LSI's. She is currently a Technical Staff Member of the Advanced Circuit Design Section in the System LSI Laboratory. Her

current research interests are in high-speed and low-power digital circuit design and high-frequency analog integrated circuit design.

Ms. Sasaki is a member of the Institute of Electronics and Communication Engineers of Japan.