

# An Unconditionally Stable Two-Stage CMOS Amplifier

Richard J. Reay and Gregory T. A. Kovacs

**Abstract**—This paper describes a two-stage CMOS amplifier that is stable for any capacitive load. This is achieved through the use of an optimized cascoded compensation topology. A new level shifting technique allows independent optimization of drive capability, noise and systematic offset voltage. The circuit is  $0.1 \text{ mm}^2$  in a  $2 \text{ }\mu\text{m}$  technology and has a quiescent current consumption of  $110 \text{ }\mu\text{A}$ .

## I. INTRODUCTION

IN the last few years there has been an effort to integrate electrochemical instrumentation [1]–[3]. A critical component of such a system is an amplifier capable of driving a wide range of capacitive loads, typically from  $10 \text{ pF}$  to  $100 \text{ nF}$ . The amplifier must also drive resistive loads ( $>50 \text{ k}\Omega$ ) with a low input referred offset voltage, and thus a single stage topology cannot be used. Since it is part of a larger system, the amplifier should also be power and area efficient. Many CMOS buffer designs have been reported, but most are not suitable for this application because of limited capability for driving large capacitive loads [4], small capacitive loads [5], or having high power dissipation [6]–[8], large area [9]–[11], or low gain [5], [12].

This paper presents an efficient two-stage amplifier that is stable for any capacitive load. By using cascoded compensation with optimized circuit parameters, the worst case phase margin of the amplifier can be controlled to acceptable values. In two-stage CMOS amplifiers, there is usually a trade-off among high output drive capability, low noise and low systematic offset voltage. This amplifier uses a level shifting circuit between the first and second gain stages to eliminate this compromise and allow independent optimization of these attributes.

The next section of this paper discusses the stability of a two-stage amplifier for varying capacitive loads and presents an approach for controlling the worst case phase margin. The trade-offs in two-stage amplifier design are then described in Section III, and the design of a level shifting circuit is presented in Section IV. The experimental results of the amplifier are summarized in Section V.

## II. OPTIMIZING STABILITY

Cascoded compensation is a common technique for compensating two-stage CMOS amplifiers [14]. Compared to simple RC compensation, cascoded compensation improves the capacitive load capability and power supply rejection. Fig. 1

Manuscript received June 21, 1994; revised January 9, 1995. R. J. Reay is supported by a National Science Foundation graduate fellowship. This work was supported by a Stanford Center for Integrated Systems grant.

The authors are with the Center for Integrated Systems, Stanford University, Stanford, CA 94305 USA.

IEEE Log Number 9410180.

shows a typical circuit configuration and its ac equivalent model. The open loop gain of the amplifier is given by (1) shown at the bottom of the next page assuming that  $g_{m3}$  is much larger than  $g_{m1}$  and  $g_{m2}$ . If that is not a valid assumption, there is also a zero at  $s = -g_{m3}/C_c$  and a third high frequency pole, but these roots only complicate the equations and do not fundamentally alter the results and conclusions presented below. In the simplified model described by (1), the two poles are real and widely spaced. Their locations are approximately equal to

$$p_1 = -\frac{1}{R_1 C_1 + R_2(C_C + C_L) + g_{m2} R_2 R_1 C_C} \quad (2)$$

$$p_2 = -\frac{R_1 C_1 + R_2(C_C + C_L) + g_{m2} R_2 R_1 C_C}{R_1 R_2 C_1(C_C + C_L)} \quad (3)$$

For small values of load capacitance,  $C_L$ , these equations simplify to the familiar values of

$$p_1 \approx -\frac{1}{g_{m2} R_2 R_1 C_C} \quad (4)$$

$$p_2 \approx -\frac{g_{m2} C_C}{C_1(C_C + C_L)} \quad (5)$$

As  $C_L$  is increased, the nondominant pole decreases in frequency while the dominant pole remains fixed, thereby lowering the phase margin of the amplifier. If  $C_L$  is increased further, so that it is much larger than  $g_{m2} R_1 C_C$ , the pole locations become

$$p_1 \approx -\frac{1}{R_2(C_C + C_L)} \quad (6)$$

$$p_2 \approx -\frac{1}{R_1 C_1} \quad (7)$$

Notice that as  $C_L$  increases, the nondominant pole becomes fixed and the dominant pole starts to decrease in frequency. As the distance between the poles increases, the phase margin of the amplifier improves and the amplifier becomes more stable. Therefore, for increasing capacitive load the amplifier phase margin initially decreases, reaches some minimum value, and then increases again. This is evident in Fig. 2, which shows a simulation of the phase margin versus  $C_L$  for the complete amplifier circuit described by this paper.

To predict the stability of the amplifier it is important to understand which circuit parameters determine the minimum phase margin. Consider a stability quality factor  $S \equiv p_2/\text{GBW}$ , where GBW is the amplifier gain-bandwidth product. A large value of  $S$  corresponds to a large phase margin, and a small value of  $S$  corresponds to a small phase margin. The minimum amplifier phase margin will occur at the





Fig. 1. (a) Typical implementation of cascoded compensation. (b) Equivalent ac circuit model.




Fig. 2. Simulation of phase margin versus  $C_L$  for the circuit in Fig. 5.

minimum value of  $S$  which is calculated below:

$$\frac{\partial S}{\partial C_L} = \frac{\partial}{\partial C_L} \left[ \frac{(R_1 C_1 + R_2 (C_C + C_L) + g_{m2} R_2 R_1 C_C)^2}{g_{m1} g_{m2} R_1^2 R_2^2 C_1 (C_C + C_L)} \right] = 0. \quad (8)$$

Solving this for  $C_L^*$ , the load capacitance at  $S_{\text{MIN}}$ , gives

$$C_L^* \approx (g_{m2} R_1 - 1) C_C. \quad (9)$$

Substituting this back into the equation for  $S$  gives

$$S_{\text{MIN}} = \frac{4}{g_{m1} R_1} \frac{C_C}{C_1}. \quad (10)$$

For good amplifier performance over a wide range of  $C_L$ ,  $S_{\text{MIN}}$  should be made as large as possible. One way to do this is to reduce the first stage gain of the amplifier. Unfortunately this also increases the amplifier's offset and noise and lowers the overall amplifier gain, so  $g_{m1} R_1$  reduction is limited. The ratio  $C_C/C_1$  on the other hand can be made quite large by minimizing  $C_1$  in the layout and by increasing the compensation capacitance. In the latter case, the value of  $g_{m3}$  should also be increased to maintain




Fig. 3. Typical two-stage CMOS amplifier.




Fig. 4. Two-stage CMOS amplifier with level shifter.

a constant zero location. For the circuit simulated in Fig. 2,  $g_{m1} R_1 \approx 160$  and  $C_1 \approx 0.5$  pF.

This result was derived using a simplified two-pole model for the amplifier, but detailed simulations and experimental results show that the implications of (10) are valid for realistic circuits. By selecting proper component values it is possible to keep the phase margin above an arbitrary value for any capacitive load.

### III. TWO-STAGE AMPLIFIER TRADE-OFFS

A two-stage CMOS amplifier generally has the topology shown in Fig. 3. In order to have good output drive capability,  $g_{m5}$  needs to be made large, and thus the channel length of  $M_5$  should be as small as possible. For good  $1/f$  noise performance, the channel lengths of  $M_3$  and  $M_4$  should be fairly large, since the input referred  $1/f$  noise of the amplifier is given by [15]

$$V_{1/f}^2 = \frac{2K_p}{W_1 L_1 C_{\text{ox}}} \left( 1 + \frac{K_n \mu_n}{K_p \mu_p} \left( \frac{L_1}{L_4} \right)^2 \right) \left( \frac{\partial f}{f} \right). \quad (11)$$

Unfortunately, if the channel lengths of  $M_4$  and  $M_5$  are widely different and their bias current densities are similar,  $V_{\text{GS4}}$  and  $V_{\text{GS5}}$  will have different nominal values, causing a systematic offset voltage. Therefore there is a fundamental trade-off among high capacitive load drive, low noise, and low offset voltage.

A solution that avoids compromising one of these three parameters is to add a level shifting circuit between the two

$$\frac{g_{m1} g_{m2} R_1 R_2}{1 + s(R_1 C_1 + R_2 C_C + R_2 C_L + g_{m2} R_2 R_1 C_C) + s^2 R_1 R_2 C_1 (C_C + C_L)} \quad (1)$$




Fig. 5. Complete schematic of the amplifier.

stages, as shown in Fig. 4. The level shifter compensates for the different nominal values of  $V_{GS}$  that result from making  $L_5$  small and  $L_4$  large. The result is that the current densities in  $M_4$  and  $M_5$  have the proper ratio, and the systematic offset voltage is reduced. A concern with this technique is that the level shifter voltage must track the other circuit parameters over temperature and processing variations for good performance.

IV. LEVEL SHIFTER TECHNIQUE

The level shifter is realized with an n-channel device,  $M_{28}$ , biased in the linear region. It is incorporated into the stack of transistors used for cascoded compensation, as shown in Fig. 5. The bias for  $M_{28}$  is generated by a replica bias circuit,  $M_1$  through  $M_8$ . Transistors  $M_2$  to  $M_8$  are scaled-down copies of the compensation and output transistors,  $M_{24}$  to  $M_{30}$ . Devices  $M_7$ ,  $M_{22}$ , and  $M_{29}$  also are matched. The replica circuit adjusts the bias on the linear device  $M_6$ , so that the currents in  $M_2$  and  $M_8$  are equal. This also means that  $M_{28}$  is properly biased to make  $I_{DS24}$  and  $I_{DS30}$  nominally equal, making the systematic offset of the amplifier zero.

Due to the replica circuit, Bias A is automatically adjusted to the correct value over changes in temperature, supply voltage and processing. A 1 pF speed-up capacitor bypasses the level shifter at high frequencies to improve the amplifier phase margin. The amplifier has dual input stages for reducing charge-injection errors in a switched capacitor circuit [3], [16].

V. EXPERIMENTAL RESULTS

The amplifier in Fig. 5 was fabricated in a commercial 2  $\mu$ m CMOS process. The die area is 0.1 mm<sup>2</sup> and the supply current is 110  $\mu$ A. Based on a sample of 12 parts, the systematic offset voltage is -150  $\mu$ V, demonstrating the effectiveness of the level shifting circuit. As the capacitive load was increased, the measured phase margin initially decreased, reached a minimum value at about 1 nF and then increased




Fig. 6. Unity-gain step response for three values of  $C_L$ . The input pulse height in all cases is 50 mV.

again, as described in Section II. Fig. 6 shows the unity-gain closed loop step response for three different capacitive loads. For  $C_L = 1$  nF, which gives the worst case phase margin, there is significant overshoot and ringing, but the amplifier settles within 5  $\mu$ s. At  $C_L = 100$  nF, there is no ringing, showing the improvement in stability, but positive slew-rate limiting due to the class-A output stage is noticeable. The noise of the amplifier is dominated by  $1/f$  noise and is fairly high due to the poor  $1/f$  noise of the process used.

This amplifier was optimized to be an integrator in electrochemical instrumentation applications, which are quite slow and can tolerate long settling times. Therefore, the minimum phase margin was designed to be 20°, and a simple class-A output stage was used. For higher speed applications, the settling time could be reduced by increasing the minimum phase margin, and the slew rate could be made symmetrical by using a class-AB output stage. The amplifier performance is summarized in Table I.

VI. CONCLUSION

The design of a two-stage CMOS amplifier that is stable for any capacitive load has been described. To achieve uncon-

TABLE I  
SUMMARY OF AMPLIFIER PERFORMANCE.  
 $V_{DD} = +2.5$  V,  $V_{SS} = -2.5$  V FIG. 1(a) AND (b)

Parameter	Measured Value
Input offset voltage, $\bar{\mu}$	-150 $\mu$ V
Input offset voltage, $\sigma$	2.1 mV
Open-loop gain	80 dB
Unity-gain frequency	4.5 MHz, $C_L = 10$ pF 1.3 MHz, $C_L = 1$ nF 120 kHz, $C_L = 100$ nF
Phase margin	65°, $C_L = 50$ pF
Input noise density @ 1 kHz	158 nV/ $\sqrt{\text{Hz}}$
DC power dissipation	550 $\mu$ W

ditional stability, optimized cascoded compensation is used. The circuit parameters that determine the worst case amplifier stability were identified and optimized for the requirements of electrochemical instrumentation. A new level shifting topology eliminates the fundamental trade-off among high capacitive load drive, low noise, and low offset voltage in a two-stage amplifier.

#### ACKNOWLEDGMENT

The authors wish to thank M. Loinaz for his assistance.

#### REFERENCES

- [1] R. F. B. Turner, D. J. Harrison, and H. P. Baltes, "A CMOS potentiostat for amperometric chemical sensors," *IEEE J. Solid-State Circuits*, vol. 22, pp. 473-478, June 1987.
- [2] W. Sansen, D. De Wachter, L. Callewaert, M. Lambrechts, and A. Claes, "A smart sensor for the voltammetric measurement of oxygen or glucose concentrations," *Sensors and Actuators*, vol. B1, pp. 298-302, 1990.
- [3] R. J. Reay, S. P. Kounaves, and G. T. A. Kovacs, "An integrated CMOS potentiostat for miniaturized electroanalytical instrumentation," in *ISSCC Dig. Tech. Papers*, Feb. 1994, pp. 162-163.
- [4] M. Steyaert and W. Sansen, "A high dynamic range CMOS op amp with low distortion output structure," *IEEE J. Solid-State Circuits*, vol. 22, pp. 1204-1207, Dec. 1987.
- [5] S. L. Wong and C. A. T. Salama, "An efficient CMOS buffer for driving large capacitive loads," *IEEE J. Solid-State Circuits*, vol. 21, pp. 464-469, June 1986.
- [6] J. N. Babanezhad, "A rail-to-rail CMOS op amp," *IEEE J. Solid-State Circuits*, vol. 23, pp. 1414-1417, Dec. 1988.
- [7] K. E. Brehmer and J. B. Wieser, "Large swing CMOS power amplifier," *IEEE J. Solid-State Circuits*, vol. 18, pp. 624-629, Dec. 1983.
- [8] M. D. Pardoen and M. G. Degrauwe, "A rail-rail input/output CMOS power amplifier," *IEEE J. Solid-State Circuits*, vol. 25, pp. 501-504, Apr. 1990.
- [9] J. A. Fisher, "A high-performance CMOS power amplifier," *IEEE J. Solid-State Circuits*, vol. 20, pp. 1200-1205, Dec. 1985.
- [10] F. N. L. Op't Eynde, P. F. M. Ampe, L. Verdeyen, and W. Sansen, "A CMOS large-swing low-distortion three-stage Class AB power amplifier," *IEEE J. Solid-State Circuits*, vol. 25, pp. 265-273, Feb. 1990.
- [11] S. Pernici, G. Nicollini, and R. Castello, "A CMOS low-distortion fully differential power amplifier with double nested Miller compensation," *IEEE J. Solid-State Circuits*, vol. 28, pp. 758-763, July 1993.
- [12] N. Yazdi, M. Ahmadi, G. A. Jullien, and M. Shridhar, "A high-dynamic range CMOS buffer amplifier with high-drive capability," in *Proc. IEEE Int. Symp. Circuits Syst.*, May 1992, pp. 2332-2335.
- [13] K. Nagaraj, "Large-swing CMOS buffer amplifier," *IEEE J. Solid-State Circuits*, vol. 24, pp. 181-183, Feb. 1989.
- [14] B. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, vol. 18, pp. 629-633, Dec. 1983.
- [15] P. R. Gray and R. G. Meyer, *Analog Integrated Circuits*. New York: Wiley, 1984.
- [16] M. Degrauwe, E. Vittoz, and I. Verbauwhede, "A micropower CMOS instrumentation amplifier," *IEEE J. Solid-State Circuits*, vol. 20, pp. 805-807, June 1985.