


# Circuit maximizes pulse-width-modulated DAC throughput

Ajoy Raman - March 22, 2013

[Click here to download a PDF](#)

Simple DACs realized by lowpass filtering microcontroller-generated pulse-width-modulated (PWM) signals have a response that is typically a tenth of the PWM frequency. This [Design Idea](#) is a novel implementation of a previously published method<sup>1</sup> employing a reference ramp whose output is sampled and held by the PWM signal. This approach results in a throughput rate equal to the PWM frequency.

You can use the circuit in **Figure 1** to implement a  $\pm 10\text{V}$  10-bit DAC with a throughput of 20 kHz. A [DSPIC30F4011](#) microcontroller (not shown) is operated at a clock frequency of 96 MHz to generate the capture signals  $\text{OC}_1$  and  $\text{OC}_4$ . Clock/4 is fed to an internal 16-bit timer whose period is set for a count of 1200 corresponding to a PWM frequency of 20 kHz. Signal  $\text{OC}_4$  is mostly high and goes low at a fixed count of 1170 as a reference for ramp generation.  $\text{IC}_{1A}$ , along with  $\text{Q}_1$ , forms a precision constant-current source that linearly charges capacitor  $\text{C}_2$  when  $\text{Q}_2$  is off. This signal inverted by  $\text{IC}_{3A}$  switches  $\text{Q}_2$  on for a period of 30 counts to discharge  $\text{C}_2$  for the start of the next ramp.  $\text{IC}_{1B}$  buffers, amplifies, and offsets the ramp; potentiometers  $\text{R}_2$  and  $\text{R}_5$  adjust the offset and gain.



**Figure 1** The off-page microcontroller generates signals for ramp control ( $\text{OC}_4$ ) and sample timing ( $\text{OC}_1$ ).


The  $\text{OC}_1$  falling edge controls the PWM DAC sample timing relative to the ramp voltage. The data word to be converted determines the  $\text{OC}_1$  duty cycle by comparing it internally in the microcontroller with the internal 16-bit timer.  $\text{C}_3$  and  $\text{R}_9$  differentiate the resulting PWM signal;  $\text{IC}_{3B}$  then inverts it,

forming a 1- $\mu$ sec sample signal for the sample-and-hold IC<sub>2</sub>. Pin 5 of IC<sub>2</sub> forms the DAC output and is adjusted to -10, 0, and +10V for OC<sub>1</sub> PWM counts of 88, 600, and 1112, respectively, corresponding to a 10-bit count of 1024.

The count offset of 88 helps to avoid the initial nonlinear region of the ramp so that the PWM DAC shows good linearity with a LSB of 20 mV and an accuracy of  $\pm 40$  mV. Additional PWM DACs could also be implemented using capture PWM outputs OC<sub>2</sub> and OC<sub>3</sub>.



**Figure 2** shows the waveforms to be expected for a DAC output corresponding to 256 on a 10-bit scale of 1024. OC<sub>4</sub> forms the PWM reference based on which a 20-kHz bipolar ramp signal is output at Pin 7 of IC<sub>1B</sub>. This ramp is sampled and held at a count of 256+88=344, corresponding to a DAC output of -5V.



**Figure 2** The differentiated OC<sub>1</sub> falling edge generates the S/H sample pulse at the ramp -5V point.

## References

1. Kester, Walt (editor), [The DataConversion Handbook](#), section 3-1, pg 3-28, Newnes, 2005.
2. Raman, Ajoy, "[Universal Analog Hardware Testbench](#)."