

CSE 577 Spring 2011

Dynamic Offset Cancellation Technique

KyoungTae Kang, Kyusun Choi

Motivation


- **The input offset voltage is the serious drawback in high precision device**
- **Offset Voltage in CMOS is larger when compared to BJT and BiCMOS**
- **For example,**
 - **For Opamp with $A_v=100$, 0.1mV input offset voltage leads 10mV error at output.**
 - **For series Opamp with $A_v=100$, 0.1mV input offset voltage of each stage leads the serious malfunction of chip**
- **The effective DC offset cancellation technique is needed in CMOS**

Offset in Differential Amplifiers

Differential amplifiers are widely used to amplify DC signals

Balanced structure is

- Nominally offset free
- Rejects common-mode and power supply interference



Offset in Differential Amplifiers

Component mismatch \Rightarrow offset

e.g. $R_1 \neq R_2$, $M_1 \neq M_2$


Mismatch is mainly due to

- **Process variation**
- **Lithographic errors**

All other things being equal:

Bipolar \Rightarrow V_{os} 0.1mV

CMOS \Rightarrow 10-100 times worse!



Offset Compensation

- **Offsets exist all of the CMOS design**
- **But we can reduce offset “enough” by**
 - **1.Using “large” devices and good layout**
 - **2.Trimming**
 - **3.Dynamic offset-cancellation (DOC) techniques**
- **But residual offset & frequency drawback still remain**

DOC Versus Trimming

Advantage

- reduction of offset and $1/f$ noise
- excellent long term stability
- no additional costs for testing

Disadvantage

- reduced bandwidth
- increased circuit complexity
- aliasing & intermodulation issues

DOC Techniques

Auto-zeroing

Sampled data

**Sample offset,
then subtract**


Chopping

**Continuous
time**

**Modulate offset
away from DC**

Complex

Auto-zero Principle (1)




S1,2 closed \Rightarrow amplifier offset is stored on C_{az} ;

CMFB

S3 closed \Rightarrow output signal is available

Residual offset $\sim V_{os}/A$

Charge Injection (1)




Occurs when MOSFETs switch OFF

Consists of two components


- 1. Channel charge, $Q_{ch} = WLCox(V_{GS} - V_t)$**
- 2. Overlap capacitance between the gate and the source/drain diffusion**

Charge Injection (2)




- **Error voltage depends on**
 - Source impedance
 - Transistor area (WL)
 - Value of C_{az}
 - Clock amplitude & slew rate

Simulation (1)




Auto-zero Principle (2)



CK closed \Rightarrow Differential amplifier offset is stored on $C1, C2$; OOS (Output Offset Storage)

CKb closed \Rightarrow Differential output signal is available
Residual offset $\sim V_{os}/A_v$

Simulation (2)



Design Consideration

- Design differential amp & single amp without offset
- Using OOS cancellation technique
- Choose the suitable capacitor for the application
- Reset period; numbers of KHz
- Storage time must be longer than the settling time of storage capacitor
- As high A_v is, as low residual offset is
- But, as high A_v is, as high the effect of clock mismatch is
- Considering the effect of offset when determine the resolution of Flash ADC