


[Voltage-to-period converter improves speed, cost, and linearity of A-D conversion](#)

[Jordan Dimitrov](#) - September 02, 2013

Designers often use VFCs (voltage-to-frequency converters) to perform A-to-D conversion in data acquisition systems that require strict monotonic response, high resolution, reduced noise and moderate speed. The VFC produces a pulse train with frequency proportional to the input voltage. Then a microcontroller or logic converts frequency into a number by opening a gate for a fixed amount of time and counting how many pulses go through the gate for that time.



The main drawback of this approach is that to increase speed, designers have to run the VFC at high frequency, which deteriorates linearity.

This Design Idea reverses things. A circuit converts input voltage into a proportional time interval; then, the micro uses that interval to count pulses coming from its internal clock. The results are impressive:

- Good linearity as the voltage-to-period converter runs at low frequency
- Faster A-to-D conversion due to the high value of the clock frequency
- Potentially simpler program or logic, as it only has to count clock pulses, gated by the circuit
- Low price

The key is that increasing the count frequency does not affect linearity of the A-to-D conversion, while increasing the frequency of the VFC always means worse linearity.




Figure 1 The circuit uses a modified VFC architecture where the input voltage applies to the reference voltage terminal and vice versa.

Figure 1 shows the circuit. It is a modified VFC (**Ref 1**), where the input voltage V_{IN} and the reference voltage V_{REF} swap their roles. The R1-R2 network shifts the input voltage so it is always more positive than the reference voltage and maintain proper operating conditions. The circuit uses all switches of the 4066 part: two in parallel build S_1 to reduce the effect of imperfect switch flatness on linearity, one switch goes for S_2 , and the last switch is part of the start-up circuit, paralleling C_{INT} , and controlled by the logic during initialization, or as shown in **Ref 1**.

When the circuit gets power, the start-up circuit shorts C_{INT} for a while and the one-shot is reset by its internal circuitry. Switch S_1 opens and S_2 closes. The left side of R_{INT} connects to the ground and the right side gets the potential of 0.2V. After the start-up time is over, the switch in parallel to C_{INT} opens and the capacitor start charging. The integrator makes a rising ramp. When the ramp reaches the $\sim 2.5V$ threshold, the one-shot triggers. Switch S_1 closes and switch S_2 opens. The right side of R_{INT} gets a positive potential that depends on the input voltage, but is always greater than 0.2V. The current through R_{INT} reverses direction, and C_{INT} starts discharging. When the one-shot interval is over, the cycle repeats.

As the input voltage changes from 0 to 5V, the output period changes from 78 to 578 μs . Integration capacitor C_{INT} and the threshold level of the one-shot's Schmitt input do not participate in the period vs. voltage relation. Filling the period with 10MHz clock pulses generates numbers from 780 to 5780 - one count per millivolt. Linearity is one count or $\pm 0.02\%$, which is not a surprise when the maximum frequency is only 12.8kHz. The maximum time of the A-to-D conversion is 578 μs . This is 8.65 times faster compared to the case of a 1MHz VFC, where it would take 5,000 μs to count 5,000 pulses of 1 μs . The interface program is short and simple; very similar to what is presented in **Ref 2**.



Calibration involves some back and forth due to the shift of the input voltage: adjust sensitivity to 100 $\mu s/V$ using the trim-pot of the one-shot. The nominal duration of the one-shot pulse is 26 μs . Cancel the 780 count offset in the controller.

Table 1 shows that the V-to-P approach is significantly better than the V-to-F one (**Refs 3, 4**). Surprisingly, no chip-maker offers this type of converter.

Parameter	V-to-F converter	V-to-P converter	Unit
Max frequency	1000	12.8	kHz
Linearity	0.1	±0.02	%
Conversion time	5000	78 to 578	µs
Program interface	Define counting interval and count pulses	Count pulses	
Power supply	Dual	Single	
Price	18 to 24	3-4	USD

Table 1 Performance of a 5,000 count A-to-D conversion with 1MHz VFCs and the proposed circuit.

References

1. Dimitrov J., [Inexpensive VFC features good linearity and dynamic range](#). EDN, Design Ideas, Dec 1, 2011, pp.47-48.
2. Dimitrov J., [Linearize optical distance sensors with a voltage-to-frequency converter](#). EDN, Design Ideas, Apr 19, 2012, pp.47-48.
3. [AD650 voltage-to-frequency and frequency-to-voltage converter](#).
4. [VFC320 voltage-to-frequency and frequency-to-voltage converter](#).

Also see:

- [1-Hz to 100-MHz VFC features 160-dB dynamic range](#)
- [DPP adds versatility to VFC](#)
- [“Hippasian” nonlinear VFC stretches dynamic range](#)