

ECEN474: (Analog) VLSI Circuit Design

Fall 2012

Lecture 14: Folded Cascode OTA



Sam Palermo

Analog & Mixed-Signal Center


Texas A&M University

Announcements & Agenda

- HW4 Due Wednesday 10/31
- Exam 2 Friday 11/2

- Single-Stage Cascode OTA
- Folded Cascode OTA

Simple OTA




DC Gain $A_v = G_m R_{out} = g_{m1} (r_{o2} \parallel r_{o6})$

- Gain is limited by single-transistor output resistance

Single-Stage Cascode OTA

[Razavi]




$$\text{DC Gain } A_v = G_m R_{out} \approx g_{m1} (g_{m4} r_{o2} r_{o4} \parallel g_{m6} r_{o8} r_{o6})$$

- Gain is larger by a $g_m r_o$ factor
- Output swing range is limited due to large compliance voltage of cascode current source load

Single-Stage Cascode OTA

Unity Gain Feedback Voltage Range



Maximum V_{out} set by M2 saturation

$$V_{out} \leq V_x + V_{TH2}$$

Minimum V_{out} set by M4 saturation



$$V_{out} \geq V_b - V_{TH4}$$

As $V_b = V_x + V_{GS4}$ and plugging V_x into M2 sat condition

$$\text{Output (& Input) Range} = V_{TH4} - (V_{GS4} - V_{TH2})$$

Less than a V_{TH} !!!


[Razavi]




- Cascode configuration constrains output & unity-gain swing

Folded Cascode Circuits

[Razavi]




PMOS Input & NMOS Cascode




NMOS Input & PMOS Cascode

- “Folding” about the cascode node will increase input and output swing range

Folded Cascode OTA



[Razavi]



Folded-Cascode OTA: gm, rout and poles?


V_{B1} and V_{B2} must keep M_1

- M_5 in saturation region

$$V_{B2} > V_{sat,4} + V_{GS3} \quad (\text{for } M4 \text{ sat})$$

$$V_{B1} < V_{DD} - V_{sat,5} - V_{SG2} \quad (\text{for } M5 \text{ sat})$$



Notice that I_{D5} biases both M_2 and M_1



$$G_m = g_{m1} ; \quad r_{out} \cong \left(r_{ds2} g_{m2} \left(r_{ds1} \parallel r_{ds5} \right) \right) \parallel \left(r_{ds3} g_{m3} r_{ds4} \right)$$

Example: Folded-Cascode OPAMP


Find the gain and the phase from input to output and from input to node 2.



The low frequency gain is 77 dB and the unity gain frequency is around 80 MHz.

The behavior of the gain from the input to node 2 is interesting: above the dominant pole.

$$\omega_{z2} \approx \left(\frac{g_{m2}}{g_{o1} + g_{o5}} \right) \left(\frac{1}{r_{out} C_L} \right)$$



Output referred noise

➤ M1 produces an output current given by

$$i_{01} = g_{m1} v_{n1}$$

➤ Each transistor M2 generates a differential output current

$$i_{02} = g_{m2} v_{n2}$$


➤ Similarly, for each transistor M5

$$i_{05} = g_{m5} v_{n5}$$

➤ At low and medium frequencies, noise contribution of the cascode transistors can be neglected (M3 and M4)


$$i_{out}^2 = 2(i_{eq1}^2 + i_{eq2}^2 + i_{eqn}^2)$$

For cascode transistors



$$i_{04} = \frac{g_{m4}}{1 + g_{m4} r_{o5}} v_{n4} \cong \frac{v_{n4}}{r_{o5}}$$

Remember $i_{eq}^2 = \frac{8}{3} kT g_m$



Noise level for the folded-cascode OTA

$$v_{noise} = \sqrt{\int_{BW} 2 \left(v_{n1}^2 + \frac{g_{m2}^2 v_{n2}^2}{g_{m1}^2} + \frac{g_{m5}^2 v_{n5}^2}{g_{m1}^2} \right) df}$$

↳ Lets consider thermal noise ($v_n^2 = (8/3)KT/(gm)$)

$$v_{noise} = \sqrt{\int_{BW} \frac{16}{3} kT \left(\frac{1}{g_{m1}} + \frac{g_{m2}}{g_{m1}^2} + \frac{g_{m5}}{g_{m1}^2} \right) df}$$

Or for a dominant (single) pole system with $NBW = (\pi/2)BW$

$$v_{noise} \approx \left(\sqrt{\frac{8kT}{g_{m1}} (BW)} \right) \left(\sqrt{1 + \frac{g_{m2}}{g_{m1}} + \frac{g_{m5}}{g_{m1}}} \right)$$

↳ Low-noise is associated with large $gm1$ and relatively small $gm2$ and $gm5$

Noise of diff pair Noise Factor
(due to other transistors)

Next Time

- Two Stage Miller OTA